

# TIMING (ASSUMING 4MHZ)

MACHINE CYCLES	CLOCK PERIODS	MICRO SECONDS	YOUR TIME
1 A	4	1.00	
B	5	1.25	
C	6	1.50	
2 A	7=4+3	1.75	
B	8=4+4	2.00	
C	8=5+3	2.00	
D	9=4+5	2.25	
E	10=4+6	2.50	
3 A	10=4+3+3	2.50	
A	11=4+3+4	2.75	
C	11=4+4+3	2.75	
D	11=5+3+3	2.75	
E	12=4+3+5	3.00	
F	12=4+4+4	3.00	
G	13=5+3+5	3.25	
4 A	13=4+3+3+3	3.25	
B	14=4+4+3+3	3.50	
C	15=4+4+4+3	3.75	
D	15=4+5+3+3	3.75	
E	16=4+4+3+5	4.00	
F	16=4+5+3+4	4.00	
5 A	16=4+3+3+3+3	4.00	
B	17=4+3+4+3+3	4.25	
C	18=4+4+3+4+3	4.50	
D	19=4+3+4+3+5	4.75	
E	19=4+4+3+5+3	4.75	
F	20=4+4+3+5+4	5.00	
G	21=4+4+3+5+5	5.25	
H	21=4+5+3+4+5	5.25	
6 A	20=4+4+3+3+3+3	5.00	
B	23=4+4+3+4+3+5	5.75	
C	23=4+4+3+5+4+3	5.75	

To Calculate Your Own Timing:

(4MHZ/Your MHZ)\*Micro Sec. = Actual Microsec For Your Computer

(Make entry on right in chart above)

## MATH INSTRUCTIONS

ADC—Add with Carry.

SBC—Subtract with Carry.

OPERANDS: (r = A, B, C, D, E, H, or L)

A,r<sup>1A</sup> HL,BC<sup>4C</sup>  
A,Imm<sup>2A</sup> HL,DE<sup>4C</sup>  
A,(HL)<sup>2A</sup> HL,HL<sup>4C</sup>  
A,(IX+d)<sup>5E</sup> HL,SP<sup>4C</sup>  
A,(IY+d)<sup>5E</sup>

Condition Set: YES

ADD—Add.

OPERANDS: (r = A, B, C, D, E, H, or L)

A,r<sup>1A</sup> HL,BC<sup>3C</sup> IX,BC<sup>4C</sup> IY,BC<sup>4C</sup>  
A,Imm<sup>2A</sup> HL,DE<sup>3C</sup> IX,DE<sup>4C</sup> IY,DE<sup>4C</sup>  
A,(HL)<sup>2A</sup> HL,HL<sup>3C</sup> IX,IX<sup>4C</sup> IY,IY<sup>4C</sup>  
A,(IX+d)<sup>5E</sup> HL,SP<sup>3C</sup> IX,SP<sup>4C</sup> IY,SP<sup>4C</sup>  
A,(IY+d)<sup>5E</sup>

Condition Set: YES

SUB—Subtract from Accumulator.

OPERANDS: (r = A, B, C, D, E, H, or L)

r<sup>1A</sup> Imm<sup>2A</sup> (HL)<sup>2A</sup> (IX+d)<sup>5E</sup> (IY+d)<sup>5E</sup>

Condition Set: YES

DEC—Decrement.

INC—Increment.

OPERANDS: (r = A, B, C, D, E, H, or L)

r<sup>1A</sup> BC<sup>1C</sup>  
(HL)<sup>3C</sup> DE<sup>1C</sup>  
(IX+d)<sup>6C</sup> HL<sup>1C</sup>  
(IY+d)<sup>6C</sup> IX<sup>2E</sup>  
IY<sup>2E</sup>  
SP<sup>1C</sup>

Condition Set: YES  
(Not for Register Pairs)

## STORE REGISTER-INTO-MEMORY INSTRUCTIONS

LD—Store Register into Memory.

OPERANDS: (r = A, B, C, D, E, H, or L)

(HL),r<sup>2A</sup> (addr),A<sup>4A</sup> (addr),IX<sup>6A</sup> (BC),A<sup>2A</sup>  
(IX+d),r<sup>5E</sup> (addr),BC<sup>6A</sup> (addr),IY<sup>6A</sup> (DE),A<sup>2A</sup>  
(IY+d),r<sup>5E</sup> (addr),DE<sup>6A</sup> (addr),SP<sup>6A</sup>  
(addr),HL<sup>5A</sup>

Condition Set: NO

PUSH—Store Register into Stack.

OPERANDS:

AF<sup>3D</sup> BC<sup>3D</sup> DE<sup>3D</sup> HL<sup>3D</sup> IX<sup>4D</sup> IY<sup>4D</sup>

Condition Set: NO

## LOAD REGISTER INSTRUCTIONS

LD—Load Register.

OPERANDS: (r = A, B, C, D, E, H, or L)

r,r<sup>1A</sup> BC,Imm<sup>3A</sup> A,(addr)<sup>1A</sup> SP,HL<sup>1C</sup> A,(BC)<sup>2A</sup> A,I<sup>2D</sup>  
r,Imm<sup>2A</sup> DE,Imm<sup>3A</sup> BC,(addr)<sup>1A</sup> SP,IX<sup>2E</sup> A,(DE)<sup>2A</sup> A,R<sup>2D</sup>  
r,(HL)<sup>2A</sup> HL,Imm<sup>3A</sup> DE,(addr)<sup>6A</sup> SP,IY<sup>2E</sup> I,A<sup>2D</sup>  
r,(IX+d)<sup>5E</sup> IX,Imm<sup>4B</sup> HL,(addr)<sup>5A</sup> R,A<sup>2D</sup>  
r,(IY+d)<sup>5E</sup> IY,Imm<sup>4B</sup> IX,(addr)<sup>6A</sup>  
SP,Imm<sup>3A</sup> IY,(addr)<sup>6A</sup>  
SP,(addr)<sup>6A</sup>

Condition Set: Yes  
(Only for LD A,I and LD A,R)

POP—Load Register from Stack.

OPERANDS:

AF<sup>3A</sup> BC<sup>3A</sup> DE<sup>3A</sup> HL<sup>3A</sup> IX<sup>4B</sup> IY<sup>4B</sup>

Condition Set: NO

### MOVE MEMORY-TO-MEMORY INSTRUCTIONS

**LD**—Move to Memory from Immediate.

#### OPERANDS:

(HL),imm<sup>3A</sup> (IX+d),imm<sup>5E</sup> (IY+d),imm<sup>5E</sup> Condition Set: **NO**

**LDD** —Move (HL) to (DE). Decrement BC, DE, and HL.<sup>4E</sup>

**LDDR**—Move (HL) to (DE). Decrement BC, DE, and HL.

Repeat if: BC NOT = 0.<sup>5G</sup> (IF BC = 0 THEN 4E)

**LDI** —Move (HL) to (DE). Decrement BC. Increment DE and HL.<sup>4E</sup>

**LDIR**—Move (HL) to (DE). Decrement BC. Increment DE and HL.

Repeat if: BC NOT = 0.<sup>5G</sup> (IF BC = 0 THEN 4E)

**OPERANDS:** None Required.

Condition Set: **YES**

### EXCHANGE INSTRUCTIONS

**EX**—Exchange Register Data with Register or Stack.

#### OPERANDS:

AF,AF<sup>1A</sup> DE,HL<sup>1A</sup> (SP),HL<sup>5D</sup> (SP),IX<sup>6B</sup> (SP),IY<sup>6B</sup>  
Condition Set: **NO**

**EXX**—Exchange Multiple Registers.

BC with BC'. DE with DE'. HL with HL'.<sup>1A</sup>

**OPERANDS:** None Required.

Condition Set: **NO**

### SHIFT INSTRUCTIONS

**RL** —Shift Left thru Carry Flag.

Bit 7 goes to Carry Flag. Carry Flag goes to Bit 0.

**RR** —Shift Right thru Carry Flag.

Bit 0 goes to Carry Flag. Carry Flag goes to Bit 7.

**RLC** —Shift Left thru Carry Flag.

Bit 7 goes to Carry Flag and Bit 0.

**RRC** —Shift Right thru Carry Flag.

Bit 0 goes to Carry Flag and Bit 7.

**SLA** —Shift Left Arithmetic.

Zero Forced into Bit 0. Bit 7 goes to Carry Flag.

**SRA** —Shift Right Arithmetic.

Bit 7 not changed. Bit 0 goes to Carry Flag.

**SRL** —Shift Right Logical.

Zero Forced into Bit 7. Bit 0 goes to Carry Flag.

**OPERANDS:** (r = A, B, C, D, E, H, or L)

r<sup>2B</sup> (HL)<sup>4C</sup> (IX+d)<sup>6C</sup> (IY+d)<sup>6C</sup> Condition Set: **YES**

**RLA** —Shift Accumulator Left thru Carry Flag.<sup>1A</sup>

Bit 7 goes to Carry Flag. Carry Flag goes to Bit 0.

**RRA** —Shift Accumulator Right thru Carry Flag.<sup>1A</sup>

Bit 0 goes to Carry Flag. Carry Flag goes to Bit 7.

**RLCA**—Shift Accumulator Left thru Carry Flag.<sup>1A</sup>

Bit 7 goes to Carry Flag and Bit 0.

**RRCA**—Shift Accumulator Right thru Carry Flag.<sup>1A</sup>

Bit 0 goes to Carry Flag and Bit 7.

**RLD** —Shift Left Half-Byte.<sup>5C</sup>

Bits 0-3 of (HL) go into Bits 4-7 of (HL).

Bits 4-7 of (HL) go into Bits 0-3 of A.

Bits 0-3 of A go into Bits 0-3 of (HL).

**RRD** —Shift Right Half-Byte.<sup>5C</sup>

Bits 4-7 of (HL) go into Bits 0-3 of (HL).

Bits 0-3 of (HL) go into Bits 0-3 of A.

Bits 0-3 of A go into Bits 4-7 of (HL).

**OPERANDS:** Not Required.

Condition Set: **YES**

### COMPARE INSTRUCTIONS

**BIT**—Test Bit.

**OPERANDS:** (b = 0, 1, 2, 3, 4, 5, 6, or 7)  
(r = A, B, C, D, E, H, or L)

b,r<sup>2B</sup> b,(HL)<sup>3F</sup> b,(IX+d)<sup>5F</sup> b,(IY+d)<sup>5F</sup> Condition Set: **YES**

**CP**—Compare to Accumulator.

**OPERANDS:** (r = A, B, C, D, E, H, or L)

r<sup>1A</sup> imm<sup>2A</sup> (HL)<sup>2A</sup> (IX+d)<sup>5E</sup> (IY+d)<sup>5E</sup> Condition Set: **YES**

**CPD** —Compare (HL) to Accumulator. Decrement HL and BC.<sup>4E</sup>

**CPDR**—Compare (HL) to Accumulator. Decrement HL and BC.

Repeat if: BC NOT = 0 AND ACCUMULATOR NOT = (HL).  
<sup>5G</sup> IF REPEAT, ELSE 4E

**CPI** —Compare (HL) to Accumulator. Increment HL. Decrement BC.<sup>4E</sup>

**CPIR** —Compare (HL) to Accumulator. Increment HL. Decrement BC.

Repeat if: BC NOT = 0 AND ACCUMULATOR NOT = (HL).  
<sup>5G</sup> IF REPEAT, ELSE 4E

**OPERANDS:** None Required.

Condition Set: **YES**

### BRANCH INSTRUCTIONS

**CALL**—Branch and Link for Return.

#### OPERANDS:

UNCOND<sup>5B</sup> COND<sup>5B</sup> IF TRUE, 3A IF NOT TRUE  
addr C,addr Z,addr PO,addr P,addr  
NC,addr NZ,addr PE,addr M,addr

Condition Set: **NO**

**DJNZ**—Decrement B. Branch if B NOT = 0.

**OPERANDS:** addr<sup>3G</sup> IF TRUE, 2C IF NOT TRUE Condition Set: **NO**

**JP**—Branch.

#### OPERANDS:

UNCOND COND  
addr<sup>3A</sup> C,addr<sup>3A</sup> Z,addr<sup>3A</sup> PO,addr<sup>3A</sup> P,addr<sup>3A</sup>  
(HL)<sup>1A</sup> NC,addr<sup>3A</sup> NZ,addr<sup>3A</sup> PE,addr<sup>3A</sup> M,addr<sup>3A</sup>  
(IX)<sup>2B</sup> (IY)<sup>2B</sup>

Condition Set: **NO**

**JR**—Branch.

#### OPERANDS:

UNCOND<sup>3E</sup> COND<sup>3E</sup> IF TRUE, 2A IF NOT TRUE  
addr C,addr Z,addr  
NC,addr NZ,addr

Condition Set: **NO**

**RET**—Return from Call.

#### OPERANDS:

UNCOND<sup>3A</sup> COND<sup>3D</sup> IF TRUE, 1B IF NOT TRUE  
None C Z PO P  
Required NC NZ PE M

Condition Set: **NO**

**RST**—Branch to Special Address.

#### OPERANDS:

00H -or- 0 20H -or- 32  
08H -or- 8 28H -or- 40  
10H -or- 16 30H -or- 48  
18H -or- 24 38H -or- 56  
3D

Condition Set: **NO**



## DATA ALTERATION INSTRUCTIONS

**AND** — 'AND' the Accumulator.  
**OR** — 'OR' the Accumulator.  
**XOR** — Exclusive 'OR' the Accumulator.

**OPERANDS:** ( $r = A, B, C, D, E, H, \text{ or } L$ )

$r^{1A}$   $imm^{2A}$   $(HL)^{2A}$   $(IX+d)^{5E}$   $(IY+d)^{5E}$  Condition Set: **YES**

**RES** — Reset Bit. (Set Bit off or Set Bit to 0).  
**SET** — Set Bit. (Set Bit on or Set Bit to 1).

**OPERANDS:** ( $b = 0, 1, 2, 3, 4, 5, 6, \text{ or } 7$ )  
 $(r = A, B, C, D, E, H, \text{ or } L)$

$b, r^{2B}$   $b, (HL)^{4C}$   $b, (IX+d)^{6C}$   $b, (IY+d)^{6C}$  Condition Set: **NO**

**CCF** — Reverse the Carry Flag Bit.<sup>1A</sup> Condition Set: **YES**  
**CPL** — Reverse the Accum Bits.<sup>1A</sup> Condition Set: **NO**  
**DAA** — Convert Accum from Binary to BCD.<sup>1A</sup> Condition Set: **YES**  
**NEG** — Reverse the Accum Numeric Value.<sup>2B</sup> Condition Set: **YES**  
**NOP** — No Operation.<sup>1A</sup> Condition Set: **NO**  
**SCF** — Turn on Carry Flag Bit (Set Bit to 1).<sup>1A</sup> Condition Set: **NO**


**OPERANDS:** None Required.

## FLAGS

**S** = Sign Flag  
**Z** = Zero Flag  
**H** = Half-Carry Flag  
**P/V** = Parity/Oflo Flag  
**N** = Add/Subtract Flag  
**C** = Carry Flag

## CONDITIONS

**NC** = No Carry  
**C** = Carry  
**PO** = Parity Odd/No Oflo  
**PE** = Parity Even/Oflo  
**NZ** = Not Zero  
**Z** = Zero  
**P** = Positive  
**M** = Negative



\*NOT USED

BIT = 0		BIT = 1	
COND CODE		COND CODE	
NC	010	C	011
PO	100	PE	101
NZ	000	Z	001
P	110	M	111

## I/O INSTRUCTIONS

**DI** — Disable Maskable Interrupts.<sup>1A</sup>  
**EI** — Enable Maskable Interrupts.<sup>1A</sup>  
**HALT** — Halt CPU until Interrupt or Reset is Received.<sup>1A</sup>  
**IM0** — Set Interrupt Mode 0.<sup>2B</sup>  
**IM1** — Set Interrupt Mode 1.<sup>2B</sup>  
**IM2** — Set Interrupt Mode 2.<sup>2B</sup>  
**RETI** — Return from Interrupt.<sup>4B</sup>  
 (EI Must Be Executed First to Re-Enable Interrupts.)  
**RETN** — Return from Non-Maskable Interrupt.<sup>4B</sup>

**OPERANDS:** None Required. Condition Set: **NO**

**IND** — Read Device (C) into (HL). Decrement B and HL.<sup>4F</sup>  
**OUTD** — Write (HL) to Device (C). Decrement B and HL.<sup>4F</sup>  
**INI** — Read Device (C) into (HL). Decrement B. Increment HL.<sup>4F</sup>  
**OUTI** — Write (HL) to Device (C). Decrement B. Increment HL.<sup>4F</sup>

**INDR** — Read Device (C) into (HL). Decrement B and HL.  
 Repeat If: B NOT = 0.<sup>5H (IF B = 0, 4F)</sup>  
**OTDR** — Write (HL) to Device (C). Decrement B and HL.  
 Repeat If: B NOT = 0.<sup>5H (IF B = 0, 4F)</sup>

**INIR** — Read Device (C) into (HL). Decrement B. Increment HL.  
 Repeat If: B NOT = 0.<sup>5H (IF B = 0, 4F)</sup>  
**OTIR** — Write (HL) to Device (C). Decrement B. Increment HL.  
 Repeat If: B NOT = 0.<sup>5H (IF B = 0, 4F)</sup>

**OPERANDS:** Not Required. Condition Set: **YES**

**IN** — Read Device (C) into Specified Register.

**OPERANDS:** ( $r = A, B, C, D, E, H, \text{ or } L$ )

$r, (C)^{3F}$  Condition Set: **YES**

**OUT** — Write to Device (C) from Specified Register.

**OPERANDS:** ( $r = A, B, C, D, E, H, \text{ or } L$ )

$(C), r^{3F}$  Condition Set: **NO**

**IN** — Read Device Specified into Accumulator.

**OPERANDS:**  $A, (addr)^{3B}$  Condition Set: **NO**

**OUT** — Write to Specified Device from Accumulator.

**OPERANDS:**  $(addr), A^{3B}$  Condition Set: **NO**

TYPE OF INSTRUCTION	INSTRUCTIONS WHICH SET FLAGS	CONDITIONS TO TEST							
		NC	C	PO	PE	NZ	Z	P	M
<b>MATH</b>	ADC, ADD, SBC, SUB .....	•	•	•	•	•	•	•	•
	DEC, INC [Excluding register pairs] .....	•	•	•	•	•	•	•	•
<b>COMPARE</b>	BIT .....					•	•		
	CP .....	•	•	•	•	•	•	•	•
	CPD, CPDR, CPI, CPIR .....			•	•	•	•	•	•
<b>LOAD</b>	LD A, I .....			•	•	•	•	•	•
	LD A, R .....			•	•	•	•	•	•
<b>MOVE</b>	LDD, LDI .....		•						
	LDDR, LDIR .....		•						
<b>DATA</b>	AND, OR, XOR .....	•		•	•	•	•	•	•
	CCF, RLA, RLCA, RRA, RRCA .....	•		•	•	•	•	•	•
	DAA, NEG, RL, RLC, RR, RRC .....	•		•	•	•	•	•	•
	SLA, SRA, SRL .....	•		•	•	•	•	•	•
	RLD, RRD .....	•		•	•	•	•	•	•
<b>I/O</b>	IN [Except when dev. not spec. by (C)] ..			•	•	•	•	•	•
	IND, INI, OUTD, OUTI .....					•	•		
	INDR, INIR, OTDR, OTIR .....						•		

## HEX/DEC CONVERSION CHART

8 4 2 1		8 4 2 1		8 4 2 1		8 4 2 1	
HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC
0	0	0	0	0	0	0	0
1	4096	1	256	1	16	1	1
2	8192	2	512	2	32	2	2
3	12288	3	768	3	48	3	3
4	16384	4	1024	4	64	4	4
5	20480	5	1280	5	80	5	5
6	24576	6	1536	6	96	6	6
7	28672	7	1792	7	112	7	7
8	32768	8	2048	8	128	8	8
9	36864	9	2304	9	144	9	9
A	40960	A	2560	A	160	A	10
B	45056	B	2816	B	176	B	11
C	49152	C	3072	C	192	C	12
D	53248	D	3328	D	208	D	13
E	57344	E	3584	E	224	E	14
F	61440	F	3840	F	240	F	15
65535		4095		255		15	



## OP-CODE SEQUENCE

INSTRUCTION	HEX	DECIMAL	INSTRUCTION	HEX	DECIMAL
NOP	00	000	LD E,B	58	088
LD BC,imm	01iiii	001,iii,iii	LD E,C	59	089
LD (BC),A	02	002	LD E,D	5A	090
INC BC	03	003	LD E,E	5B	091
INC B	04	004	LD E,H	5C	092
DEC B	05	005	LD E,L	5D	093
LD B,imm	06ii	006,iii	LD E,(HL)	5E	094
RLCA	07	007	LD E,A	5F	095
EX AF,AF'	08	008	LD H,B	60	096
ADD HL,BC	09	009	LD H,C	61	097
LD A,(BC)	0A	010	LD H,D	62	098
DEC BC	0B	011	LD H,E	63	099
INC C	0C	012	LD H,H	64	100
DEC C	0D	013	LD H,L	65	101
LD C,imm	0Eii	014,iii	LD H,(HL)	66	102
RRCA	0F	015	LD H,A	67	103
DJNZ addr	10aa	016,aaa	LD L,B	68	104
LD DE,imm	11iiii	017,iii,iii	LD L,C	69	105
LD (DE),A	12	018	LD L,D	6A	106
INC DE	13	019	LD L,E	6B	107
INC D	14	020	LD L,H	6C	108
DEC D	15	021	LD L,L	6D	109
LD D,imm	16ii	022,iii	LD L,(HL)	6E	110
RLA	17	023	LD L,A	6F	111
JP addr	18aa	024,aaa	LD (HL),B	70	112
ADD HL,DE	19	025	LD (HL),C	71	113
LD A,(DE)	1A	026	LD (HL),D	72	114
DEC DE	1B	027	LD (HL),E	73	115
INC E	1C	028	LD (HL),H	74	116
DEC E	1D	029	LD (HL),L	75	117
LD E,imm	1Eii	030,iii	HALT	76	118
RRR	1F	031	LD (HL),A	77	119
JP NZ,addr	20aa	032,aaa	LD A,B	78	120
LD HL,imm	21iiii	033,iii,iii	LD A,C	79	121
LD (addr),HL	22aaaa	034,aaa,aaa	LD A,D	7A	122
INC HL	23	035	LD A,E	7B	123
INC H	24	036	LD A,H	7C	124
DEC H	25	037	LD A,L	7D	125
LD H,imm	26ii	038,iii	LD A,(HL)	7E	126
DAA	27	039	LD A,A	7F	127
JP Z,addr	28aa	040,aaa	ADD A,B	80	128
ADD HL,HL	29	041	ADD A,C	81	129
LD HL,(addr)	2Aaaaa	042,aaa,aaa	ADD A,D	82	130
DEC HL	2B	043	ADD A,E	83	131
INC L	2C	044	ADD A,H	84	132
DEC L	2D	045	ADD A,L	85	133
LD L,imm	2Eii	046,iii	ADD A,(HL)	86	134
CPL	2F	047	ADD A,A	87	135
JP NC,addr	30aa	048,aaa	ADC A,B	88	136
LD SP,imm	31iiii	049,iii,iii	ADC A,C	89	137
LD (addr),A	32aaaa	050,aaa,aaa	ADC A,D	8A	138
INC SP	33	051	ADC A,E	8B	139
INC (HL)	34	052	ADC A,H	8C	140
DEC (HL)	35	053	ADC A,L	8D	141
LD (HL),imm	36ii	054,iii	ADC A,(HL)	8E	142
SCF	37	055	ADC A,A	8F	143
JP C,addr	38aa	056,aaa	SUB B	90	144
ADD HL,SP	39	057	SUB C	91	145
LD A,(addr)	3Aaaaa	058,aaa,aaa	SUB D	92	146
DEC SP	3B	059	SUB E	93	147
INC A	3C	060	SUB H	94	148
DEC A	3D	061	SUB L	95	149
LD A,imm	3Eii	062,iii	SUB (HL)	96	150
CCF	3F	063	SUB A	97	151
LD B,B	40	064	SBC A,B	98	152
LD B,C	41	065	SBC A,C	99	153
LD B,D	42	066	SBC A,D	9A	154
LD B,E	43	067	SBC A,E	9B	155
LD B,H	44	068	SBC A,H	9C	156
LD B,L	45	069	SBC A,L	9D	157
LD B,(HL)	46	070	SBC A,(HL)	9E	158
LD B,A	47	071	SBC A,A	9F	159
LD C,B	48	072	AND B	A0	160
LD C,C	49	073	AND C	A1	161
LD C,D	4A	074	AND D	A2	162
LD C,E	4B	075	AND E	A3	163
LD C,H	4C	076	AND H	A4	164
LD C,L	4D	077	AND L	A5	165
LD C,(HL)	4E	078	AND (HL)	A6	166
LD C,A	4F	079	AND A	A7	167
LD D,B	50	080	XOR B	A8	168
LD D,C	51	081	XOR C	A9	169
LD D,D	52	082	XOR D	AA	170
LD D,E	53	083	XOR E	AB	171
LD D,H	54	084	XOR H	AC	172
LD D,L	55	085	XOR L	AD	173
LD D,(HL)	56	086	XOR (HL)	AE	174
LD D,A	57	087	XOR A	AF	175

## OP-CODE SEQUENCE

INSTRUCTION	HEX	DECIMAL	INSTRUCTION	HEX	DECIMAL
OR B	B0	176	BIT 0,L	CB45	203,069
OR C	B1	177	BIT 0,(HL)	CB46	203,070
OR D	B2	178	BIT 0,A	CB47	203,071
OR E	B3	179	BIT 1,B	CB48	203,072
OR H	B4	180	BIT 1,C	CB49	203,073
OR L	B5	181	BIT 1,D	CB4A	203,074
OR (HL)	B6	182	BIT 1,E	CB4B	203,075
OR A	B7	183	BIT 1,H	CB4C	203,076
CF B	B8	184	BIT 1,L	CB4D	203,077
CP C	B9	185	BIT 1,(HL)	CB4E	203,078
CP D	BA	186	BIT 1,A	CB4F	203,079
CP E	BB	187	BIT 2,B	CB50	203,080
CP H	BC	188	BIT 2,C	CB51	203,081
CP L	BD	189	BIT 2,D	CB52	203,082
CP (HL)	BE	190	BIT 2,E	CB53	203,083
CP A	BF	191	BIT 2,H	CB54	203,084
RET NZ	C0	192	BIT 2,L	CB55	203,085
POP BC	C1	193	BIT 2,(HL)	CB56	203,086
JP NZ,addr	C2aaaa	194,aaa,aaa	BIT 2,A	CB57	203,087
JP addr	C3aaaa	195,aaa,aaa	BIT 3,B	CB58	203,088
CALL NZ,addr	C4aaaa	196,aaa,aaa	BIT 3,C	CB59	203,089
PUSH BC	C5	197	BIT 3,D	CB5A	203,090
ADD A,imm	C6ii	198,iii	BIT 3,E	CB5B	203,091
RST 00H	C7	199	BIT 3,H	CB5C	203,092
RET Z	C8	200	BIT 3,L	CB5D	203,093
RET	C9	201	BIT 3,(HL)	CB5E	203,094
JP Z,addr	CAaaaa	202,aaa,aaa	BIT 3,A	CB5F	203,095
RLC B	CB00	203,000	BIT 4,B	CB60	203,096
RLC C	CB01	203,001	BIT 4,C	CB61	203,097
RLC D	CB02	203,002	BIT 4,D	CB62	203,098
RLC E	CB03	203,003	BIT 4,E	CB63	203,099
RLC H	CB04	203,004	BIT 4,H	CB64	203,100
RLC L	CB05	203,005	BIT 4,L	CB65	203,101
RLC (HL)	CB06	203,006	BIT 4,(HL)	CB66	203,102
RLC A	CB07	203,007	BIT 4,A	CB67	203,103
RRC B	CB08	203,008	BIT 5,B	CB68	203,104
RRC C	CB09	203,009	BIT 5,C	CB69	203,105
RRC D	CB0A	203,010	BIT 5,D	CB6A	203,106
RRC E	CB0B	203,011	BIT 5,E	CB6B	203,107
RRC H	CB0C	203,012	BIT 5,H	CB6C	203,108
RRC L	CB0D	203,013	BIT 5,L	CB6D	203,109
RRC (HL)	CB0E	203,014	BIT 5,(HL)	CB6E	203,110
RRC A	CB0F	203,015	BIT 5,A	CB6F	203,111
RL B	CB10	203,016	BIT 6,B	CB70	203,112
RL C	CB11	203,017	BIT 6,C	CB71	203,113
RL D	CB12	203,018	BIT 6,D	CB72	203,114
RL E	CB13	203,019	BIT 6,E	CB73	203,115
RL H	CB14	203,020	BIT 6,H	CB74	203,116
RL L	CB15	203,021	BIT 6,L	CB75	203,117
RL (HL)	CB16	203,022	BIT 6,(HL)	CB76	203,118
RL A	CB17	203,023	BIT 6,A	CB77	203,119
RR B	CB18	203,024	BIT 7,B	CB78	203,120
RR C	CB19	203,025	BIT 7,C	CB79	203,121
RR D	CB1A	203,026	BIT 7,D	CB7A	203,122
RR E	CB1B	203,027	BIT 7,E	CB7B	203,123
RR H	CB1C	203,028	BIT 7,H	CB7C	203,124
RR L	CB1D	203,029	BIT 7,L	CB7D	203,125
RR (HL)	CB1E	203,030	BIT 7,(HL)	CB7E	203,126
RR A	CB1F	203,031	BIT 7,A	CB7F	203,127
S�A B	CB20	203,032	RES 0,B	CB80	203,128
S�A C	CB21	203,033	RES 0,C	CB81	203,129
S�A D	CB22	203,034	RES 0,D	CB82	203,130
S�A E	CB23	203,035	RES 0,E	CB83	203,131
S�A H	CB24	203,036	RES 0,H	CB84	203,132
S�A L	CB25	203,037	RES 0,L	CB85	203,133
S�A (HL)	CB26	203,038	RES 0,(HL)	CB86	203,134
S�A A	CB27	203,039	RES 0,A	CB87	203,135
SRA B	CB28	203,040	RES 1,B	CB88	203,136
SRA C	CB29	203,041	RES 1,C	CB89	203,137
SRA D	CB2A	203,042	RES 1,D	CB8A	203,138
SRA E	CB2B	203,043	RES 1,E	CB8B	203,139
SRA H	CB2C	203,044	RES 1,H	CB8C	203,140
SRA L	CB2D	203,045	RES 1,L	CB8D	203,141
SRA (HL)	CB2E	203,046	RES 1,(HL)	CB8E	203,142
SRA A	CB2F	203,047	RES 1,A	CB8F	203,143
SRL B	CB30	203,056	RES 2,B	CB90	203,144
SRL C	CB31	203,057	RES 2,C	CB91	203,145
SRL D	CB3A	203,058	RES 2,D	CB92	203,146
SRL E	CB3B	203,059	RES 2,E	CB93	203,147
SRL H	CB3C	203,060	RES 2,H	CB94	203,148
SRL L	CB3D	203,061	RES 2,L	CB95	203,149
SRL (HL)	CB3E	203,062	RES 2,(HL)	CB96	203,150
SRL A	CB3F	203,063	RES 2,A	CB97	203,151
BIT 0,B	CB40	203,064	RES 3,B	CB98	203,152
BIT 0,C	CB41	203,065	RES 3,C	CB99	203,153
BIT 0,D	CB42	203,066	RES 3,D	CB9A	203,154
BIT 0,E	CB43	203,067	RES 3,E	CB9B	203,155
BIT 0,H	CB44	203,068	RES 3,H	CB9C	203,156



## OP-CODE SEQUENCE

INSTRUCTION	HEX	DECIMAL	INSTRUCTION	HEX	DECIMAL
RES 3,L	CB9D	203,157	SET 6,L	CBF5	203,245
RES 3,(HL)	CB9E	203,158	SET 6,(HL)	CBF6	203,246
RES 3,A	CB9F	203,159	SET 6,A	CBF7	203,247
RES 4,B	CBA0	203,160	SET 7,B	CBF8	203,248
RES 4,C	CBA1	203,161	SET 7,C	CBF9	203,249
RES 4,D	CBA2	203,162	SET 7,D	CBFA	203,250
RES 4,E	CBA3	203,163	SET 7,E	CBFB	203,251
RES 4,H	CBA4	203,164	SET 7,H	CBFC	203,252
RES 4,L	CBA5	203,165	SET 7,L	CBFD	203,253
RES 4,(HL)	CBA6	203,166	SET 7,(HL)	CBFE	203,254
RES 4,A	CBA7	203,167	SET 7,A	CBFF	203,255
RES 5,B	CBA8	203,168	CALL Z,addr	CCaaaa	204,aaa,aaa
RES 5,C	CBA9	203,169	CALL addr	CDaaaa	205,aaa,aaa
RES 5,D	CBAa	203,170	ADC A,imm	CEii	206,iii
RES 5,E	CBAb	203,171	RST 0BH	CF	207
RES 5,H	CBAc	203,172	RET NC	D0	208
RES 5,L	CBAd	203,173	POP DE	D1	209
RES 5,(HL)	CBAE	203,174	JP NC,addr	D2aaaa	210,aaa,aaa
RES 5,A	CBAF	203,175	OUT (addr),A	D3aa	211,aaa
RES 6,B	CBB0	203,176	CALL NC,addr	D4aaaa	212,aaa,aaa
RES 6,C	CBB1	203,177	PUSH DE	D5	213
RES 6,D	CBB2	203,178	SUB imm	D6ii	214,iii
RES 6,E	CBB3	203,179	RST 10H	D7	215
RES 6,H	CBB4	203,180	RET C	D8	216
RES 6,L	CBB5	203,181	EXX	D9	217
RES 6,(HL)	CBB6	203,182	JP C,addr	DAaaaa	218,aaa,aaa
RES 6,A	CBB7	203,183	IN A,addr	DBaa	219,aaa
RES 7,B	CBB8	203,184	CALL C,addr	DCaaaa	220,aaa,aaa
RES 7,C	CBB9	203,185	ADD IX,BC	DD09	221,009
RES 7,D	CBBa	203,186	LD IX,DE	DD19	221,025
RES 7,E	CBBb	203,187	LD IX,imm	DD21iiii	221,033,iii,iii
RES 7,H	CBBc	203,188	LD (addr),IX	DD22aaaa	221,034,aaa,aaa
RES 7,L	CBBd	203,189	INC IX	DD23	221,035
RES 7,(HL)	CBBE	203,190	ADD IX,IX	DD29	221,041
RES 7,A	CBBF	203,191	LD IX,(addr)	DD2Aaaaa	221,042,aaa,aaa
SET 0,B	CBC0	203,192	DEC IX	DD2B	221,043
SET 0,C	CBC1	203,193	INC (IX+d)	DD34dd	221,052,ddd
SET 0,D	CBC2	203,194	DEC (IX+d)	DD35dd	221,053,ddd
SET 0,E	CBC3	203,195	LD (IX+d),imm	DD36ddii	221,054,ddd,iii
SET 0,H	CBC4	203,196	ADD IX,SP	DD39	221,057
SET 0,L	CBC5	203,197	LD B,(IX+d)	DD46dd	221,070,ddd
SET 0,(HL)	CBC6	203,198	LD C,(IX+d)	DD48dd	221,078,ddd
SET 0,A	CBC7	203,199	LD D,(IX+d)	DD56dd	221,086,ddd
SET 1,B	CBC8	203,200	LD E,(IX+d)	DD58dd	221,094,ddd
SET 1,C	CBC9	203,201	LD H,(IX+d)	DD66dd	221,102,ddd
SET 1,D	CBCa	203,202	LD L,(IX+d)	DD68dd	221,110,ddd
SET 1,E	CBCb	203,203	LD (IX+d),B	DD70dd	221,112,ddd
SET 1,H	CBCc	203,204	LD (IX+d),C	DD71dd	221,113,ddd
SET 1,L	CBCd	203,205	LD (IX+d),D	DD72dd	221,114,ddd
SET 1,(HL)	CBCe	203,206	LD (IX+d),E	DD73dd	221,115,ddd
SET 1,A	CBCF	203,207	LD (IX+d),H	DD74dd	221,116,ddd
SET 2,B	CBD0	203,208	LD (IX+d),L	DD75dd	221,117,ddd
SET 2,C	CBD1	203,209	LD (IX+d),A	DD77dd	221,119,ddd
SET 2,D	CBD2	203,210	LD A,(IX+d)	DD7Edd	221,126,ddd
SET 2,E	CBD3	203,211	ADD A,(IX+d)	DD86dd	221,134,ddd
SET 2,H	CBD4	203,212	ADC A,(IX+d)	DD8Edd	221,142,ddd
SET 2,L	CBD5	203,213	SUB (IX+d)	DD96dd	221,150,ddd
SET 2,(HL)	CBD6	203,214	SBC A,(IX+d)	DD9Edd	221,158,ddd
SET 2,A	CBD7	203,215	AND (IX+d)	DDA6dd	221,166,ddd
SET 3,B	CBD8	203,216	XOR (IX+d)	DDAEd	221,174,ddd
SET 3,C	CBD9	203,217	OR (IX+d)	DDB6dd	221,182,ddd
SET 3,D	CBDa	203,218	CP (IX+d)	DDB8dd	221,190,ddd
SET 3,E	CBDb	203,219	RLC (IX+d)	DDC8dd06	221,203,ddd,006
SET 3,H	CBDc	203,220	RRC (IX+d)	DDC8dd0E	221,203,ddd,014
SET 3,L	CBDd	203,221	RL (IX+d)	DDC8dd16	221,203,ddd,022
SET 3,(HL)	CBDd	203,222	RR (IX+d)	DDC8dd1E	221,203,ddd,030
SET 3,A	CBDP	203,223	SIA (IX+d)	DDC8dd26	221,203,ddd,038
SET 4,B	CBD0	203,224	SRA (IX+d)	DDC8dd2E	221,203,ddd,046
SET 4,C	CBE1	203,225	SRL (IX+d)	DDC8dd3E	221,203,ddd,062
SET 4,D	CBE2	203,226	BIT 0,(IX+d)	DDC8dd46	221,203,ddd,070
SET 4,E	CBE3	203,227	BIT 1,(IX+d)	DDC8dd4E	221,203,ddd,078
SET 4,H	CBE4	203,228	BIT 2,(IX+d)	DDC8dd56	221,203,ddd,086
SET 4,L	CBE5	203,229	BIT 3,(IX+d)	DDC8dd5E	221,203,ddd,094
SET 4,(HL)	CBE6	203,230	BIT 4,(IX+d)	DDC8dd66	221,203,ddd,102
SET 4,A	CBE7	203,231	BIT 5,(IX+d)	DDC8dd6E	221,203,ddd,110
SET 5,B	CBE8	203,232	BIT 6,(IX+d)	DDC8dd76	221,203,ddd,118
SET 5,C	CBE9	203,233	BIT 7,(IX+d)	DDC8dd7E	221,203,ddd,126
SET 5,D	CBEa	203,234	RES 0,(IX+d)	DDC8dd86	221,203,ddd,134
SET 5,E	CBEb	203,235	RES 1,(IX+d)	DDC8dd8E	221,203,ddd,142
SET 5,H	CBEc	203,236	RES 2,(IX+d)	DDC8dd96	221,203,ddd,150
SET 5,L	CBED	203,237	RES 3,(IX+d)	DDC8dd9E	221,203,ddd,158
SET 5,(HL)	CBEe	203,238	RES 4,(IX+d)	DDC8dda6	221,203,ddd,166
SET 5,A	CBEF	203,239	RES 5,(IX+d)	DDC8ddaE	221,203,ddd,174
SET 6,...	CBF0	203,240	RES 6,(IX+d)	DDC8ddb6	221,203,ddd,182
SET 6,D	CBF1	203,241	RES 7,(IX+d)	DDC8ddbE	221,203,ddd,190
SET 6,E	CBF2	203,242	SET 0,(IX+d)	DDC8ddC6	221,203,ddd,198
SET 6,H	CBF3	203,243	SET 1,(IX+d)	DDC8ddCE	221,203,ddd,206
SET 6,L	CBF4	203,244	SET 2,(IX+d)	DDC8ddD6	221,203,ddd,214

## OP-CODE SEQUENCE

INSTRUCTION	HEX	DECIMAL	INSTRUCTION	HEX	DECIMAL
SET 3,(IX+d)	DDCBddDE	221,203,ddd,222	PUSH AF	F5	245
SET 4,(IX+d)	DDCBddEE	221,203,ddd,230	OR imm	F6ii	246,iii
SET 5,(IX+d)	DDCBddEE	221,203,ddd,238	RST 30H	F7	247
SET 6,(IX+d)	DDCBddFE	221,203,ddd,246	RET M	F8	248
SET 7,(IX+d)	DDCBddFE	221,203,ddd,254	LD SP,HL	F9	249
POP IX	DDE1	221,225	JP M,addr	FAaaaa	250,aaa,aaa
EX (SP),IX	DDE3	221,227	EI	FB	251
PUSH IX	DD55	221,229	CALL M,addr	FCaaaa	252,aaa,aaa
LD (IX)	DDE9	221,233	ADD IY,BC	FD09	253,009
LD SP,IX	DDP9	221,249	ADD IY,DE	FD19	253,025
SBC A,imm	DE11	222,111	LD IY,imm	FD21iiii	253,033,iii,iii
RST 1BH	DF	223	LD (addr),IY	FD22aaaa	253,034,aaa,aaa
RET FO	E0	224	INC IY	FD23	253,035
POP HL	E1	225	LD IY,IY	FD29	253,041
JP PO,addr	E2aaaa	226,aaa,aaa	LD IY,(addr)	FD2Aaaaa	253,042,aaa,aaa
EX (SP),HL	E3	227	DEC IY	FD2B	253,043
CALL FO,addr	E4aaaa	228,aaa,aaa	INC (IY+d)	FD34dd	253,052,ddd
PUSH HL	E5	229	DEC (IY+d)	FD35dd	253,053,ddd
AND imm	E6ii	230,iii	LD (IY+d),imm	FD36ddii	253,054,ddd,iii
RST 20H	E7	231	ADD IY,SP	FD39	253,057
RET PE	E8	232	LD B,(IY+d)	FD46dd	253,070,ddd
JP (HL)	E9	233	LD C,(IY+d)	FD48dd	253,078,ddd
JP PE,addr	E9aaaa	234,aaa,aaa	LD D,(IY+d)	FD56dd	253,086,ddd
EX DE,HL	EB	235	LD E,(IY+d)	FD58dd	253,094,ddd
CALL PE,addr	ECaaaa	236,aaa,aaa	LD H,(IY+d)	FD66dd	253,102,ddd
IN B,(C)	ED40	237,064	LD L,(IY+d)	FD68dd	253,110,ddd
OUT (C),B	ED41	237,065	LD (IY+d),B	FD70dd	253,112,ddd
SBC HL,BC	ED42	237,066	LD (IY+d),C	FD71dd	253,113,ddd
LD (addr),BC	ED43aaaa	237,067,aaa,aaa	LD (IY+d),D	FD72dd	253,114,ddd
NEG	ED44	237,068	LD (IY+d),E	FD73dd	253,115,ddd
RETN	ED45	237,069	LD (IY+d),H	FD74dd	253,116,ddd
IM 0	ED46	237,070	LD (IY+d),L	FD75dd	253,117,ddd
LD I,A	ED47	237,071	LD (IY+d),A	FD77dd	253,119,ddd
IN C,(C)	ED48	237,072	LD A,(IY+d)	FD7Edd	253,126,ddd
OUT (C),C	ED49	237,073	ADD A,(IY+d)	FD86dd	253,134,ddd
ADC HL,BC	ED4A	237,074	ADC A,(IY+d)	FD88dd	253,142,ddd
LD BC,(addr)	ED4Baaaa	237,075,aaa,aaa	SUB (IY+d)	FD96dd	253,150,ddd
RETI	ED4D	237,077	SBC A,(IY+d)	FD98dd	253,158,ddd
LD R,A	ED4F	237,079	AND (IY+d)	FDA6dd	253,166,ddd
IN D,(C)	ED50	237,080	XOR (IY+d)	FDA8dd	253,174,ddd
OUT (C),D	ED51	237,081	OR (IY+d)	FDB6dd	253,182,ddd
SBC HL,BC	ED52	237,082	CP (IY+d)	FDB8dd	253,190,ddd
LD (addr),DE	ED53aaaa	237,083,aaa,aaa	RLC (IY+d)	FDC8dd06	253,203,ddd,006
IM 1	ED56	237,086	RRC (IY+d)	FDC8dd0E	253,203,ddd,014
LD A,I	ED57	237,087	RL (IY+d)	FDC8dd16	253,203,ddd,022
IN E,(C)	ED58	237,088	RR (IY+d)	FDC8dd1E	253,203,ddd,030
OUT (C),E	ED59	237,089	SIA (IY+d)	FDC8dd26	253,203,ddd,038
ADC HL,DE	ED5A	237,090	SRA (IY+d)	FDC8dd2E	253,203,ddd,046
LD DE,(addr)	ED5Baaaa	237,091,aaa,aaa	SRL (IY+d)	FDC8dd3E	253,203,ddd,062
IM 2	ED5E	237,094	BIT 0,(IY+d)	FDC8dd46	253,203,ddd,070
LD A,R	ED5F	237,095	BIT 1,(IY+d)	FDC8dd4E	253,203,ddd,078
IN H,(C)	ED60	237,096	BIT 2,(IY+d)	FDC8dd56	253,203,ddd,086
OUT (C),H	ED61	237,097	BIT 3,(IY+d)	FDC8dd5E	253,203,ddd,094
SBC HL,HL	ED62	237,098	BIT 4,(IY+d)	FDC8dd66	253,203,ddd,102
RRO	ED67	237,103	BIT 5,(IY+d)	FDC8dd6E	253,203,ddd,110
IN L,(C)	ED68	237,104	BIT 6,(IY+d)	FDC8dd76	253,203,ddd,118
OUT (C),L	ED69	237,105	BIT 7,(IY+d)	FDC8dd7E	253,203,ddd,126
ADC HL,HL	ED6A	237,106	RES 0,(IY+d)	FDC8dd86	253,203,ddd,134
RLD	ED6F	237,111	RES 1,(IY+d)	FDC8dd8E	253,203,ddd,142
SBC HL,SP	ED72	237,114	RES 2,(IY+d)	FDC8dd96	253,203,ddd,150
LD (addr),SP	ED73aaaa	237,115,aaa,aaa	RES 3,(IY+d)	FDC8dd9E	253,203,ddd,158
IN A,(C)	ED78	237,120	RES 4,(IY+d)	FDC8dda6	253,203,ddd,166
OUT (C),A	ED79	237,121	RES 5,(IY+d)	FDC8ddaE	253,203,ddd,174
ADC HL,SP	ED7A	237,122	RES 6,(IY+d)	FDC8ddb6	253,203,ddd,182
LD SP,(addr)	ED7Baaaa	237,123,aaa,aaa	RES 7,(IY+d)	FDC8ddbE	253,203,ddd,190
LDI	EDA0	237,160	SET 0,(IY+d)	FDC8ddC6	253,203,ddd,198
CPI	EDA1	237,161	SET 1,(IY+d)	FDC8ddCE	253,203,ddd,206
INI	EDA2	237,162	SET 2,(IY+d)	FDC8ddD6	253,203,ddd,214
OUTI	EDA3	237,163	SET 3,(IY+d)	FDC8ddDE	253,203,ddd,222
LDD	EDA8	237,168	SET 4,(IY+d)	FDC8ddE6	253,203,ddd,230
CPD	EDA9	237,169	SET 5,(IY+d)	FDC8ddEE	253,203,ddd,238
IND	EDAA	237,170	SET 6,(IY+d)	FDC8ddF6	253,203,ddd,246
OUTD	EDAB	237,171	SET 7,(IY+d)	FDC8ddFE	253,203,ddd,254
LDIR	EDB0	237,176	POP IY	FDE1	253,225
CPRI	EDB1	237,177	EX (SP),IY	FDE3	253,227
INIR	EDB2	237,178	PUSH IY	FDE5	253,229
OTIR	EDB3	237,179	JP (IY)	FDE9	253,233
LDOR	EDB8	237,184	LD SP,IY	FDf9	253,249
CPOR	EDB9	237,185	CP imm	FE1i	254,iii
INDR	EDBA	237,186	RST 3BH	FF	255
OTDR	EDBB	237,187			
XOR imm	EE1i	238,111			
RST 2BH	EF	239			
RET P	F0	240			
POP AF	F1	241			
JP P,addr	F2aaaa	242,aaa,aaa			
DI	F3	243			
CALL P,addr	F4aaaa	244,aaa,aaa			