TMS4764 8192-WORD BY 8-BIT READ-ONLY MEMORY

JUNE 1981 - REVISED NOVEMBER 1985

- 8192 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL Compatible
- Optional Power Down or Chip Select
- Single 5-V Power Supply
- Maximum Access Time from Address

TMS4764-15 150 ns TMS4764-20 200 ns

TMS4764-25 250 ns

- Worst Case Active Power Dissipation . . . 330 mW
- Worst Case Standby Power Dissipation . . . 82.5 mW

N	PACE	(AGE		
(1	OP V	IEW)		
A7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 U 2 3 4 5 6 7 8 9 10	24 23 22 21 20 19 18 17 16	VCC A8 A9 A12 E/E/S/S A10 A11 Q8 Q7 Q6	
Vss L	12	13] Q4	

PIN NOMENCLATURE

Data Out

Ground

5-V Supply

Address Inputs

or Chip Select

Chip Enable/Power Down

description

The TMS4764 is a 65,536-bit read-only memory organized as 8,192 words of 8-bit length. This makes the TMS4764 ideal for microprocessorbased systems. The device is fabricated using N-channel self-aligned silicon-gate technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS4764 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data

outputs are three state for OR-tying multiple devices on a common bus. Pin 20 is mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of pin 20.

A0-A12

E/E/S/S

01-08

Vcc

٧ss

This ROM is supplied in a 24-pin dual-in-line plastic (N suffix) package designed for insertion in mountinghole rows on 15,24-mm (600-mil) centers. The device is designed for operation from 0°C to 70°C.

operation

address (A0-A12)

The address-valid interval determines the device cycle time. The 13-bit positive-logic address is decoded on chip to select one of 8192 words of 8-bit length in the memory array. A0 is the least-significant bit and A12 the most-significant bit of the word address.

chip enable/power down (E or E or chip select S or S)

Pin 20 can be programmed during mask fabrication to be a chip-enable/power-down pin (E or E) or a chipselect pin (S or S). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. This reduces ICC1, which in the active mode is 60 mA, to a standby current of 15 mA. When the signal on pin 20 is active, all eight outputs are enabled and the eight-bit addressed word can be read. When the signal is not active, all eight outputs are in a highimpedance state.

PRODUCTION DATA documents contain information current as of pub




Copyright © 1985, Texas Instruments Incorporated

7-21

data out (Q1-Q8)

The eight outputs must be enabled by pin 20 before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin 20 can be active-high as shown in the upper symbol or active low as shown in the lower (partial) symbol. It can be either a chip select (\$\overline{\S}\$ or \$S\$) or a chip enable/power down (\$\overline{\E}\$ or \$\overline{\E}\$).

functional block diagram



absolute maximum ratings

Supply voltage range (see Note 1)	V to / V
Output voltage range (see Note 1)1	V to 7 V
Input voltage range (see Note 1)	V to 7 V
Power dissipation	500 mW
Operating free-air temperature range	C to 70℃
Storage temperature range	to 150°C

NOTE 1: Voltage values are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2	,	VCC + 1	l v
VIL	Low-level input voltage	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

electrical characteristics, TA = 0 °C to 70 °C, VCC = 5 V ± 10% (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MAX	UNIT
Voн	High-level output voltage	V _{CC} = 4.5 V,	IOH = -1 mA	2.4		٧
VOL	Low-level output voltage	V _{CC} = 4.5 V,	I _{OL} = 2.1 mA		0.4	V
lı .	Input current	$V_{CC} = 5.5 \text{ V},$	0 V ≤ V _{IN} ≤ 5.5 V		10	μΑ
lo.	Output leakage current	V _O = 0.4 V to V _{CC} ,	Chip deselected		± 10	μΑ
ICC1	Supply current from VCC (active)	V _{CC} = 5.5 V,	V _I = V _{CC} output not loaded		60	mA
ICC2	Supply current from V _{CC} (power down)	V _{CC} = 5.5 V			15	mA
Ci	Input capacitance	V _O = 0 V, f = 1 MHz	T _A = 25°C,		6	pF
Со	Output capacitance	V _O = 0 V, f = 1 MHz	T _A = 25°C,		12	рF



switching characteristics, TA = 0 °C to 70 °C, V_{CC} = 5 V \pm 10% (see Figure 1) †

		TMS4	TMS4764-15		TMS4764-20		TMS4764-25	
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t a(A)	Access time from address		150		200		250	
t _{a(S)}	Access time from chip select		120		120		120	
ta(PD)	Access time from chip enable/power down		150		200		250	ns
t _V (A)	Output data valid after address change	0		0		0		
^t dis	Output disable time from chip select or chip enable		100		100		100	

[†]All AC measurements are made at 10% and 90% points.

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing

7





PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS4764 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 8,192 8-bit words with address locations numbered 0 to 8,191. The 8-bit words are coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A12 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formated in card images and transmitted via computer modem. (Contact TI for details on card image transmission.) Either 32K or 64K EPROMS can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER:SPECIFICATION NUMBER:ROM CODE NAME:	ROM CODE CHECKSUM:
CUSTOMER PART NUMBER/SYMBOLIZATION: CUSTOMER IS ALLOWED TWO (2) LINES OF UP 15 ALPHANUMERIC CHARACTERS PER LINE	то
ADDRESS ACCESS TIME (SPEED):	
PACKAGE TYPE: PLASTIC (N)	
PIN OPTIONS: 1 = HIGH, 0 = LOW, PD = POWER DOW	N, CS = CHIP SELECT
PIN 20: PD/CS:	

